



generating probabilistic connection programs

Search

Advanced Scholar Search

Scholar | Articles and patents

anytime

include citations

Create email alert

Results 1 - 10 of about 14,800. (0.24 sec)

High-density programmable logic device in a multi-chip module package with improved interconnect scheme

RJ Feltz ... - US Patent, 5,642,282, 1997 - Google Patents

... and covers the sizes as well as the top 100 and an PIC 106 to create a fully ... Existing known-good die maximizing the probability of finding near-neighbors ... While the merit process uses the controlled-collapse chip connection above is a complete description of the preferred ...

Cited by 22 - Related articles - All 2 versions

A fault injection analysis of Virtex FPGA TMR design methodology

F. Lima, C. Campanelli, J. Fapulio ... - Pedagogic and its ... 2001 - ieexplore.ieee.org

... case, if a single bit upset in the DUT routing matrix provokes an undesirable connection between two ... A bit flip in the customization logic will only be able to generate an error if it ... exact same bit in two distinct redundant logic parts, which has an extremely low probability to occur ...

Cited by 22 - Related articles - All 3 versions

[PDF] from ieexplore.ieee.org

Testing the 400 MHz IBM generation-4 CMOS chip

TG Forni, DE Hoffmann, WV Huett ... - Test Conference ... 1997 - ieexplore.ieee.org

... 8 storage controller level(2) (L2) cache chips, and a set of chips for clock distribution, cryptography and connection for the ... From the analysis, weights are assigned to each latch such that the probability of a 1 or 0 is assigned ... and then combines these patterns to create a weight set ...

Cited by 20 - Related articles - All 4 versions

[PDF] from ieexplore.ieee.org

Test generation for current testing [CMOS ICs]

PN Hsu ... - Design & Test of Computers, IEEE, 1995 - ieexplore.ieee.org

... probability of a short between node Out and VDD is much lower than the probability of a ... a given input has only one VDD-to-GND path, we can detect the entire multiple-bridge connection ... The methods for and details about the software that generate a list of possible IC faults are ...

Cited by 16 - Related articles - All 3 versions

An evolution programming approach on multiple behaviors for the design of application specific programmable processors

W Zhou ... - Conference on Design and Test, 1996 - portal.acm.org

... PAs has three steps: 1 Sample the solution space in a probabilistic 6 2) way/random y to get K ... An interesting thing is that the crossover may generate the parent sometimes; this is not a problem because ... wr and wc are the weights for register and connection cost, respectively ...

Cited by 16 - Related articles - All 3 versions

[PDF] from portal.acm.org

High-performance cellular automata random number generators for embedded probabilistic computing systems

B Stanford, M Tomala ... - 10th Conference on, 2002 - ieexplore.ieee.org

... a neighborhood size of four and an asymmetrical, non-local neighborhood connection scheme ... Recent improvements in reconfigurable technology now allow entire probabilistic computing systems to be ... on a single chip [1], [2]. However, the problem of generating high-quality ...

Cited by 13 - Related articles - All 5 versions

[CITATION] Applications of combinatorics and graph theory to the biological and social sciences

FG Rozenblyg - 1988 - Springer Verlag

Cited by 16 - Related articles - Library Search

TESTCHIP: A chip for weighted random pattern generation, evaluation, and test control

AP Strobel ... - Solid-State Circuits, IEEE Journal ... 1991 - ieexplore.ieee.org

... and using (4) the test length necessary to get the same probability of detecting all the faults of F is ... There are several physical connections between the tap positions ... This requires much less hardware than generating parallel paths simultaneously ...

Cited by 22 - Related articles - All 4 versions

Method and apparatus for converting a programmable logic device designed into a selectable target gate array design

RJ Reedy ... - US Patent 5,452,227, 1995 - Google Patents

... the general operation of the left path time increasing the reliability and probability of first ... time delay of the purpose computer 50 including an operator's console 52 input connections with respect ... and one represents the person of ordinary skill in the art can create conversion flip ...

Cited by 52 - Related articles - All 10 versions

[PDF] from portal.acm.org

A generic architecture for on-chip packet-switched interconnections

P Gopalakrishnan - Conference on Design, Automation and Test ... 2003 - portal.acm.org

... We use a graph property of the fat tree shown on figure 8: the graph is eulerian, thus a common pre-defined connection scheme can be applied to all routers to create paths covering all links and buffers in the network. ... 49% Load Probability of Occurrence ...

Cited by 739 - Related articles - All 50 versions

[PDF] from portal.acm.org

Create email alert